Spanish bilingual and Hispanic jobs since 1997. Diversity job fairs since 2006. employers     login   |   register - post a job
Hispanic Diversity Recruitment - best jobs for hispanic, latino & bilingual (spanish & portuguese) jobseekers
HOME
    Log me in!   |   Site Map   |   Help   
 engineers - Sunnyvale, California, United States

   
Job information
Posted by: Advanced Micro Devices, Inc. 
Hiring entity type: Other 
Work authorization: Existing work authorization required for United States
Position type: Direct Hire, Full-Time 
Compensation: ******
Benefits: See below
Relocation: Not specified 
Position functions: Engineering - Other
 
Travel: Unspecified 
Accept candidates: from anywhere 
Languages: English - Fluent
 
Minimum education: See below 
Minimum years experience: See below 
Resumes accepted in: English
Cover letter: No cover letter requested
Job code: tTAXcQWaj0aU4qOgzpXxzB81noROrG / Latpro-3540617 
Date posted: Apr-16-2017
State, Zip: California, 94088

Description

COMPUTER- Advanced Micro Devices, Inc. (NYSE: AMD) is a global semiconductor company that designs & develops a wide range of microprocessors, graphic processing units & related products. Resumes are being accepted for the following positions in Sunnyvale, CA: ASIC/ Layout Design Engineer 2 CA0117: Support tools & flows used for pre-silicon verification; Perform debug; Design & implement ASIC functional blocks. Design Engineer 2 CA0217: Contribute to functional verification of blocks of complete ASICs & IP cores for CPU & GUP development effort; Perform block level logic design, floor plan, wire-plan, routing, layout, & formal verification. MTS ASIC/Layout Design Engineer CA0317: Perform RTL synthesis & chip level floor planning; Develop & modify architecture model of graphics core pipeline; Analysis of ASIC design specifications; Verify high performance shader complex supporting advanced graphics. MTS Design Engineer CA0417: Perform synthesis & timing driven place & route of RTL blocks for high speed data path & control logic applications; Verify high speed IO serdes; Participate in performance modeling, analysis, & microarchitecture development. Senior ASIC/Layout Design Engineer CA0517: Responsible for functional verification of a block of IP for a combined CPU/GPU. Senior Design Engineer CA0617: Perform high speed logic design & physical implementation of a subsection of microprocessor core; Perform pre-silicon functional verification of next generation high performance microprocessor designs; Perform automated synthesis & Timing driven place & route of RTL blocks for high speed data path & control logic applications; Perform electrical, logical, & timing verification of designs. Senior Software Development Engineer CA0717: Develop DirectX/Direct3D drivers for AMD desktop & mobile 3D graphics systems. SMTS ASIC/Layout Design Engineer CA0817: Review RTL to find functional bugs, develop test plans & perform debug; Design physical layout of ASICs; Design cache memory systems & implementing block RTL. Send resume w/ job title & code referenced to: AMD, Mail Stop 101, One AMD Place, P.O. Box 3453, Sunnyvale, CA 94088.

recblid 1yvb1nph8f6u92oevyo2fjp53fnjr5


Requirements

None

 

Advanced Micro Devices, Inc. requires you to fill in their on-line form which will open in a different window.

Enter your email address and click 'Apply':
       Apply
  Prefer not to enter your email? 


Follow the application instructions in the Job Description.