Spanish bilingual and Hispanic jobs since 1997. Diversity job fairs since 2006. employers     login   |   register - post a job
Hispanic Diversity Recruitment - best jobs for hispanic, latino & bilingual (spanish & portuguese) jobseekers
    Log me in!   |   Site Map   |   Help   
 Custom PnR Methodology Engineer - Austin, Texas, United States

Job information
Posted by: Apple 
Hiring entity type: Retail 
Work authorization: Not Specified for United States
Position type: Direct Hire, Full-Time 
Compensation: ******
Benefits: See below
Relocation: Not specified 
Position functions: Computers - Programming Languages
Computers - Platforms
Computers - Networks
Computers - Software Engineer
Travel: Unspecified 
Accept candidates: from anywhere 
Languages: English - Fluent
Minimum education: See below 
Minimum years experience: See below 
Resumes accepted in: English
Cover letter: No cover letter requested
Job code: 200164451 / Latpro-3738763 
Date posted: Apr-22-2020
State, Zip: Texas, 78729


Custom PnR Methodology Engineer

Austin , Texas , United States



Posted: Apr 24, 2020

Role Number: 200164451

Do you love creating elegant solutions to highly complex challenges? Do you intrinsically see the importance in every detail? As part of our Silicon Technologies group, you'll help design and manufacture our next-generation, high-performance, power-efficient processor, system-on-chip (SoC). You'll ensure Apple products and services can seamlessly and efficiently handle the tasks that make them beloved by millions. Joining this group means you'll be responsible for crafting and building the technology that fuels Apple's devices. Together, you and your team will enable our customers to do all the things they love with their devices. As a member of the CAD team, you will create and support innovative physical design methodology and CAD flow for advanced SOC & Mixed signal designs. The design flow is used by multiple projects at multiple sites and you will collaborate with physical design teams, custom design teams, CAD team, and EDA vendors.

Key Qualifications

  • Typically requires 2+ years experience in partition P&R and flow development
  • Understand various aspects of partition level PNR including floorplanning, power grid planning, placement, timing/power optimization, routing,UPF & handling of multi-voltage designs
  • Experience in providing custom power-grid and routing solutions to solve block specific issues
  • Experience in solving systemic DRC's in the design
  • Strong TCL/Perl/Python/SKILL scripting knowledge
  • We are looking for a proactive, dedicated problem solver
  • Experience to PnR tools is a requirement
  • Experience in supporting Virtuoso, VXL, PCELLs is a plus


- Provide innovative solutions to support and improve the quality of physical design and custom designs - Work with chip design teams to implement and customize design flows that are optimal for a given chip - Provide documentation, training, and new-user-support - Responsible for diagnosis, resolution, regression of reported problems

Education & Experience

BS/MS in EE/CS or equivalent.


See job description


Apple requires you to fill in their on-line form which will open in a different window.

Enter your email address and click 'Apply':
  Prefer not to enter your email?