Spanish bilingual and Hispanic jobs since 1997. Diversity job fairs since 2006. employers     login   |   register - post a job
Hispanic Diversity Recruitment - best jobs for hispanic, latino & bilingual (spanish & portuguese) jobseekers
HOME
    Log me in!   |   Site Map   |   Help   
 CPU Gate Level Synthesis/Verification Engineer - Cupertino, California, United States

   
Job information
Posted by: Apple 
Hiring entity type: Retail 
Work authorization: Not Specified for United States
Position type: Direct Hire, Full-Time 
Compensation: ******
Benefits: See below
Relocation: Not specified 
Position functions: Computers - Components
Engineering - Electrical
 
Travel: Unspecified 
Accept candidates: from anywhere 
Languages: English - Fluent
 
Minimum education: See below 
Minimum years experience: See below 
Resumes accepted in: English
Cover letter: No cover letter requested
Job code: 200150089 / Latpro-3739653 
Date posted: Apr-22-2020
State, Zip: California, 95014

Description

CPU Gate Level Synthesis/Verification Engineer

Santa Clara Valley (Cupertino) , California , United States

Hardware

Summary

Posted: Mar 13, 2020

Role Number: 200150089

Apple's Silicon Engineering Group (SEG) is looking for a hardworking engineer for CPU gate level verification. In this role, the candidate would be part of Apple's industry-leading CPU design team, working in a multi-functional role to design verification flows and ensure that our CPUs meet the highest standards for functional verification. We are looking for the person who loves working on challenges that no one has solved for and to be part of a team that is transforming silicon technology. Join us to help deliver the next groundbreaking Apple product. At Apple, we believe new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish.

Key Qualifications

  • The ideal candidate should possess 5+ years of CPU implementation and verification experience.
  • Deep knowledge of RTL-to-gate formal verification tools (LEC) and debug techniques, low power structural verification tools (VCLP) and gate simulation and X-propagation debug (Xcelium)
  • Working knowledge of Synthesis tools and flows and Perl and TCL scripting

Description

You will own the gate level verification of Apple's high-performance CPU projects. Responsibilities include, but are not limited to:

  • Running top level formal verification, structural gate checks, low power checks, and gate level simulations.
  • Supporting design team in block level verification runs and debug.
  • Running synthesis on the RTL to find potential gate-level issues early, and providing feedback to the appropriate teams.
  • Creating scripts to automate synthesis and verification runs, and track the results of our various verification checks.
  • Working with the CAD team to further develop and enhance our verification flows.

    Education & Experience

    BS or MS in Computer Engineering, Electrical Engineering or Computer Science is required.



  • Requirements

    See job description

     

    Apple requires you to fill in their on-line form which will open in a different window.

    Enter your email address and click 'Apply':
           Apply
      Prefer not to enter your email?