Spanish bilingual and Hispanic jobs since 1997. Diversity job fairs since 2006. employers     login   |   register - post a job
Hispanic Diversity Recruitment - best jobs for hispanic, latino & bilingual (spanish & portuguese) jobseekers
HOME
    Log me in!   |   Site Map   |   Help   
 PLL Design Engineer - Cupertino, California, United States

   
Job information
Posted by: Apple 
Hiring entity type: Retail 
Work authorization: Not Specified for United States
Position type: Direct Hire, Full-Time 
Compensation: ******
Benefits: See below
Relocation: Not specified 
Position functions: Creative services/Design
Engineering - Electrical
Engineering - Telecom
Computers - Software Engineer
 
Travel: Unspecified 
Accept candidates: from anywhere 
Languages: English - Fluent
 
Minimum education: See below 
Minimum years experience: See below 
Resumes accepted in: English
Cover letter: No cover letter requested
Job code: 200008133 / Latpro-3739834 
Date posted: Apr-22-2020
State, Zip: California, 95014

Description

PLL Design Engineer

Santa Clara Valley (Cupertino) , California , United States

Hardware

Summary

Posted: Dec 11, 2019

Weekly Hours: 40

Role Number: 200008133

At Apple, we work every single day to craft products that enrich people's lives. Do you love working on challenges that no one has solved yet? Do you like changing the game? We have an opportunity for a visionary and especially talented PLL Designer. As a member of our dynamic group, you will have the rare and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apple's customers every single day. Apple Silicon Engineering is seeking qualified PLL designers to work on the next generation PLLs for Apple's world-leading systems-on-chip (SOCs). You will be part of a growing analog/mixed-signal team involved in design and productization on leading-edge CMOS process technology nodes.

Key Qualifications

  • Understand system level requirements to create overall PLL specifications.
  • Create behavioral models of PLL to drive architectural decisions and derive block-level requirements for analog and digital blocks.
  • Work closely with mask design team to implement layout view of designs.
  • Complete top-level spice and mixed-mode simulations to validate top-level integration.
  • Run pre-tapeout verification flows to confirm design meets performance, power, reliability and timing requirements.
  • Define production/bench-level test plans for post-silicon characterization.
  • Work with lab engineers in taking lab measurements to validate IP.
  • Review ATE and lab test results to resolve yield issues and drive bug fixes.
  • Work with system teams in system bringup and debug.
  • Hold design reviews of blocks with peers/management to show design meets spec targets and requirements.

Description

The ideal candidate should have proven taking chips to production with experience in the following areas: Dual charge-pump PLL designs, Fractional-N PLLs, spread-spectrum PLLs, Digital PLL techniques, etc. High speed digital circuit design and analysis (e.g., STA, formal verification). Digitally assisted analog circuit and techniques. Good knowledge of band gaps, bias, op-amps, LDOs, feedback and compensation techniques. Experience in VCO design including but not limited to LC VCOs. Lab and ATE test plans and measurement for characterization, and volume production.

Education & Experience

MSEE 3+ yrs in related area of expertise or PhD



Requirements

See job description

 

Apple requires you to fill in their on-line form which will open in a different window.

Enter your email address and click 'Apply':
       Apply
  Prefer not to enter your email?