Spanish bilingual and Hispanic jobs since 1997. Diversity job fairs since 2006. employers     login   |   register - post a job
Hispanic Diversity Recruitment - best jobs for hispanic, latino & bilingual (spanish & portuguese) jobseekers
    Log me in!   |   Site Map   |   Help   
 Design Implementation Engineer - Austin, Texas, United States

Job information
Posted by: Apple 
Hiring entity type: Retail 
Work authorization: Not Specified for United States
Position type: Direct Hire, Full-Time 
Compensation: ******
Benefits: See below
Relocation: Not specified 
Position functions: Creative services/Design
Engineering - Electrical
Engineering - Telecom
Computers - Software Engineer
Travel: Unspecified 
Accept candidates: from anywhere 
Languages: English - Fluent
Minimum education: See below 
Minimum years experience: See below 
Resumes accepted in: English
Cover letter: No cover letter requested
Job code: 200006058 / Latpro-3739916 
Date posted: Apr-22-2020
State, Zip: Texas, 78729


Design Implementation Engineer

Austin , Texas , United States



Posted: Oct 31, 2018

Role Number: 200006058

Do you love creating solutions to highly complex challenges? Do you intrinsically see the importance in every detail? As part of our Silicon Technologies group, you'll help design and manufacture our next-generation, high-performance, power-efficient processor, large subsystems. You'll ensure Apple products and services can seamlessly and efficiently handle the tasks that make them beloved by millions. Joining this group means you'll craft and building the technology that fuels Apple's devices. Together, you and your team will enable our customers to do all the things they love with their devices. In this role, you will be responsible for all phases of front-end logic design, with the primary focus on RTL to gate-level netlist creation.

Key Qualifications

  • Do you have hands on experience in front-end design synthesis and large chip integration?
  • We value your expertise in advanced synthesis techniques to achieve aggressive low power, area, and timing goals.
  • Your proficiency in: STA (static timing analysis), Verilog/VHDL, formal verification, lint checks will serve you well on our team.
  • Showcase your deep understanding of the following physical design concepts/constraints: floor-planning, placement, congestion, and setup/hold timing closure.
  • Embrace technical challenges with your natural passion to innovate.
  • Ability to collaborate effectively with different functional teams and strong written/verbal communication.
  • Ability to optimize designs for best in class in low power and high performance with logically equivalent RTL transforms.
  • Professional experience with ECO implementation, both functional and timing closure.
  • Familiarity with simulation, debugging tools, and working closely with DV team.
  • Experience with multi-clock and multi-power domain designs.
  • Familiarity with DFT insertion, and multi-mode timing constraints.
  • Previous experience working on CPUs, GPUs or DSPs desirable.


You will excel as you optimize designs to reach ground breaking power, area, timing goals. Delivery of timing clean, logically equivalent netlists to physical design team. We will empower you to collaborate with a variety of functional teams to continually question the limitations of technology. Are you a confident problem solver who thrives under pressure to find new, creative solutions? Are you ready to help chart the future of Apple's ecosystem? If so, we are excited to hearing from you.

Education & Experience

MSEE or equivalent


See job description


Apple requires you to fill in their on-line form which will open in a different window.

Enter your email address and click 'Apply':
  Prefer not to enter your email?