Spanish bilingual and Hispanic jobs since 1997. Diversity job fairs since 2006. employers     login   |   register - post a job
Hispanic Diversity Recruitment - best jobs for hispanic, latino & bilingual (spanish & portuguese) jobseekers
HOME
    Log me in!   |   Site Map   |   Help   
 Analog Mixed-Signal IP Designer - Cupertino, California, United States

   
Job information
Posted by: Apple 
Hiring entity type: Retail 
Work authorization: Not Specified for United States
Position type: Direct Hire, Full-Time 
Compensation: ******
Benefits: See below
Relocation: Not specified 
Position functions: Creative services/Design
Engineering - Electrical
Electronics
Engineering - Telecom
 
Travel: Unspecified 
Accept candidates: from anywhere 
Languages: English - Fluent
 
Minimum education: See below 
Minimum years experience: See below 
Resumes accepted in: English
Cover letter: No cover letter requested
Job code: 200003635 / Latpro-3739917 
Date posted: Apr-22-2020
State, Zip: California, 95014

Description

Analog Mixed-Signal IP Designer

Santa Clara Valley (Cupertino) , California , United States

Hardware

Summary

Posted: Oct 31, 2018

Role Number: 200003635

At Apple, we work every single day to craft products that enrich people's lives. Do you love working on challenges that no one has solved yet? Do you like changing the game? We have an opportunity for an ambitious and exceptionally hardworking AMS front end integration engineer. As a member of our dynamic group, you will have the unique and rewarding opportunity to shape upcoming products that will delight and inspire millions of Apple's customers every day. In this role, you will be involved with PHY design effort collaborating with architecture, CAD, logic design teams, with a critical impact on delivering best in class PHY designs.

Key Qualifications

  • - Preferred minimum 6 years of experience in IP design integration and implementation with multiple clock domains and multiple power domains.
  • - Deep knowledge and experience in various tools such as RTL simulation, lint, logic equivalence, version control, synthesis, static timing analysis, CDC, RDC in order to generate gate level netlist and perform various checks.
  • - Working experience with the physical design teams
  • - Deep knowledge of VLSI design methodology ranging from RTL to sign-off and familiarity with programming language such as Perl, Tcl, shell scripts
  • - The ideal candidate will be familiar with version control, CVS, Perforce, ClearCase.
  • - Excellent interpersonal skills and interaction experience with sub block owners, physical design teams and different engineering groups

Description

As a senior IP Design/Implementation engineer you will have responsibilities spanning all aspects of IP. You will be responsible for generating gate level netlist and various collaterals for physical design team, lint, logic equivalence check, static low power verification, Functional ECO, CDC, RDC and managing collaterals between front-end design team and physical design team.

Education & Experience

MSEE (preferred) or BSEE, or equivalent is required



Requirements

See job description

 

Apple requires you to fill in their on-line form which will open in a different window.

Enter your email address and click 'Apply':
       Apply
  Prefer not to enter your email?