Spanish bilingual and Hispanic jobs since 1997. Diversity job fairs since 2006. employers     login   |   register - post a job
Hispanic Diversity Recruitment - best jobs for hispanic, latino & bilingual (spanish & portuguese) jobseekers
    Log me in!   |   Site Map   |   Help   
 CAD Engineer - Timing for Transistor-Level Flows & Methodologies - Cupertino, California, United States

Job information
Posted by: Apple 
Hiring entity type: Retail 
Work authorization: Not Specified for United States
Position type: Direct Hire, Full-Time 
Compensation: ******
Benefits: See below
Relocation: Not specified 
Position functions: Computers - Software Engineer
Travel: Unspecified 
Accept candidates: from anywhere 
Languages: English - Fluent
Minimum education: See below 
Minimum years experience: See below 
Resumes accepted in: English
Cover letter: No cover letter requested
Job code: 200110495 / Latpro-3753563 
Date posted: Sep-09-2020
State, Zip: California, 95014


CAD Engineer - Timing for Transistor-Level Flows & Methodologies

Santa Clara Valley (Cupertino) , California , United States



Posted: Sep 8, 2020

Role Number: 200110495

Do you love creating elegant solutions to highly complex challenges? Do you intrinsically see the importance in every detail? As part of our Silicon Technologies group, you'll help design and manufacture our next-generation, high-performance, power-efficient processor, system-on-chip (SoC). You'll ensure Apple products and services can seamlessly and efficiently handle the tasks that make them beloved by millions. Joining this group means you'll be responsible for crafting and building the technology that fuels Apple's devices. Together, you and your team will enable our customers to do all the things they love with their devices. In this role you will own defining, implementing, and supporting the methodologies, flows, and tools necessary to verify transistor-level circuits in the areas of timing, signal integrity and circuit verification. You will work very closely with digital and analog designers to ensure that their designs meet functionality, timing, electrical, power, and signal integrity goals.

Key Qualifications

  • Typically requires at least 3+ years of hands on experience in timing, STA, CAD/methodology, etc.
  • Proficiency in STA and relevant methodologies for timing closure, signal integrity analysis, cross-talk, and OCV (AOCV, POCV) effects.
  • Proficiency in formal/functional/logic-to-circuit equivalence checking (FEC) techniques and implementation a plus.
  • Experience with transistor-level tools such as NanoTime, PathMill, ESP (Verilog to Spice equivalence checking), LEC, or HSPICE.
  • Familiarity with digital custom circuit designs including dynamic circuit techniques and memories as well as SPICE models and netlists.
  • Experience programming in Perl, TCL, or similar language.
  • Strong communicator who can accurately describe issues and follow them through to completion.


In this exciting role, you will: - Collaborate with design teams to understand and debug tool issues and constraints - Build/maintain flows, scripts and methodologies for transistor level analysis - Work closely with both the Design and CAD teams to drive timing, power, signal integrity, and functional verification closure efforts - Perform deep analysis of timing paths to identify key issues - Document and help build guidelines/specs

Education & Experience

BS, MS preferred, degree in technical field


See job description


Apple requires you to fill in their on-line form which will open in a different window.

Enter your email address and click 'Apply':
  Prefer not to enter your email?