Spanish bilingual and Hispanic jobs since 1997. Diversity job fairs since 2006. employers     login   |   register - post a job
Hispanic Diversity Recruitment - best jobs for hispanic, latino & bilingual (spanish & portuguese) jobseekers
    Log me in!   |   Site Map   |   Help   
 CAD Engineer - EMIR Signoff Lead - Cupertino, California, United States

Job information
Posted by: Apple 
Hiring entity type: Retail 
Work authorization: Not Specified for United States
Position type: Direct Hire, Full-Time 
Compensation: ******
Benefits: See below
Relocation: Not specified 
Position functions: Computers - Software Engineer
Travel: Unspecified 
Accept candidates: from anywhere 
Languages: English - Fluent
Minimum education: See below 
Minimum years experience: See below 
Resumes accepted in: English
Cover letter: No cover letter requested
Job code: 200200755 / Latpro-3758792 
Date posted: Oct-21-2020
State, Zip: California, 95014


CAD Engineer - EMIR Signoff Lead

Santa Clara Valley (Cupertino) , California , United States



Posted: Oct 20, 2020

Role Number: 200200755

Do you love building elegant solutions to highly complex challenges? Do you intrinsically see the importance in every detail? As part of our Silicon Technologies group, you'll help design and manufacture our next-generation, high-performance, power-efficient processor, system-on-chip (SoC). You'll ensure Apple products and services can seamlessly and efficiently handle the tasks that make them beloved by millions! Joining this group means you'll be responsible for crafting and building the technology that fuels Apple's devices. Together, you and your team will enable our customers to do all the things they love with their devices. The Signoff Engineer ensures that all necessary and appropriate verification and analysis work has been performed on a complex mixed-signal design prior to tapeout. In this highly visible role as a core team member in our advanced Signoff CAD Group, you will enhance your career working on state of the art designs. You'll utilize your hands on experience in power EMIR analysis to develop/define & refine the signoff methodologies for transistor level as well as gate level designs. The areas will include but are not limited to signoff of functional static IR analysis, dynamic/scan mode IVD analysis, scan mode IVD, package model handling, power EM analysis, signal EM analysis, SEB/FIT, power switch modeling, and IP for reuse. You will contribute to the definition of signoff requirements early in the project, work with other teams in the organization (Design, CAD and Technology) to verify that the EDA flows and tools are set up and run correctly during the project, and all signoff criteria are met at the end of the project. Responsibility also includes directly working with design groups and providing frontline support for enablement / enhancement / debug requests.

Key Qualifications

  • Solid understanding of circuit design principles
  • Experience in IR, ESD, and IVD analysis
  • Methodology for transistor and gate level EMIR analysis for multiple modes, like: scan and dynamic modes, vectorless, jitter, etc.
  • In-depth knowledge of industry leading tools like Voltus-FI and Totem as well as Voltus and RedHawk
  • Experience in developing CMOS analog and mixed signal designs is a plus
  • Experience in simulating and verifying circuit performance and functionality is a plus
  • Power analysis experience is useful
  • Strong understanding of CAD flows
  • Proficiency in programming/scripting languages (Perl / Python / TCL)
  • Excellent communication skills and ability to collaborate


- Determine signoff criteria; work with technology and design teams - Participate in technology and design reviews - Develop and maintain signoff checks - Verify CAD flows are generating correct results (flow signoff) - Evaluate designs for signoff - Drive signoff reviews with design teams - Enablement of design teams on signoff infrastructure including page generation, build list maintenance, and enhancement request tracking - Signature file creation and management and delegation of signature responsibility - Milestone and signoff scheduling. Signature tracking - Ability to work in a demanding, collaborative environment

Education & Experience

MSEE with 7+ years of experience or BSEE with 10+ years of experience


See job description


Apple requires you to fill in their on-line form which will open in a different window.

Enter your email address and click 'Apply':
  Prefer not to enter your email?