Spanish bilingual and Hispanic jobs since 1997. Diversity job fairs since 2006. employers     login   |   register - post a job
Hispanic Diversity Recruitment - best jobs for hispanic, latino & bilingual (spanish & portuguese) jobseekers
HOME
    Log me in!   |   Site Map   |   Help   
 ASIC Design Engineer - Cupertino, California, United States

   
Job information
Posted by: Apple 
Hiring entity type: Retail 
Work authorization: Not Specified for United States
Position type: Direct Hire, Full-Time 
Compensation: ******
Benefits: See below
Relocation: Not specified 
Position functions: Computers - Software Engineer
 
Travel: Unspecified 
Accept candidates: from anywhere 
Languages: English - Fluent
 
Minimum education: See below 
Minimum years experience: See below 
Resumes accepted in: English
Cover letter: No cover letter requested
Job code: 200201822 / Latpro-3759281 
Date posted: Oct-23-2020
State, Zip: California, 95014

Description

ASIC Design Engineer

Santa Clara Valley (Cupertino) , California , United States

Hardware

Summary

Posted: Oct 23, 2020

Weekly Hours: 40

Role Number: 200201822

As an ASIC Design Engineer, the individual's primary responsibility will be RTL design. This will include block/function definition, specification, design, simulation and unit level verification of digital functions on Mixed Signal ASICs

Key Qualifications

  • Typically requires more than 8 years or more experience in digital design including RTL design experience
  • Experience in setting up Power Distribution architecture, power intent specification and validation methodology
  • Defining methodology and creating infrastructure to support FPGA based prototyping
  • Flow automation scripts using Perl/Python, Tcl, and shell scripts
  • Experience in Low Power is desired
  • Power user of industry standard RTL Design & Synthesis tools. Knowledge of Extraction and STA methodology and tools
  • Knowledge of best practices with respect to implementation of digital logic
  • Understanding of digital design flow including RTL simulation, logic synthesis, timing constraints, timing closure, STA, back annotation of parasitics, gate level simulation, equivalence checking
  • Experience in DisplayPort or DSP is preferred
  • Understanding of Design Verification and the ability to write self-checking test suites
  • Experience in hands-on lab evaluation
  • Understanding of ASIC test methodology such as scan insertion, memory BIST and test pattern generation

Description

Work with systems team to understand the top level requirements of the digital functions and develop detailed specifications Implement the function in Verilog RTL to specification Perform unit level testing on the RTL function Support the DV team by writing self-checking tests as required Supporting all design integration activities like Lint, CDC, Synthesis & ECO Working with Physical Design Team on STA, physical, power and logical issues

Education & Experience

BSEE or MSEE, 5+ years of relevant experience



Requirements

See job description

 

Apple requires you to fill in their on-line form which will open in a different window.

Enter your email address and click 'Apply':
       Apply
  Prefer not to enter your email?