Spanish bilingual and Hispanic jobs since 1997. Diversity job fairs since 2006. employers     login   |   register - post a job
Hispanic Diversity Recruitment - best jobs for hispanic, latino & bilingual (spanish & portuguese) jobseekers
    Log me in!   |   Site Map   |   Help   
 Static Timing Analysis Engineer - San Diego, California, United States

Job information
Posted by: Apple 
Hiring entity type: Retail 
Work authorization: Not Specified for United States
Position type: Direct Hire, Full-Time 
Compensation: ******
Benefits: See below
Relocation: Not specified 
Position functions: Engineering - Telecom
Travel: Unspecified 
Accept candidates: from anywhere 
Languages: English - Fluent
Minimum education: See below 
Minimum years experience: See below 
Resumes accepted in: English
Cover letter: No cover letter requested
Job code: 200213357 / Latpro-3766681 
Date posted: Dec-22-2020
State, Zip: California, 92101


Static Timing Analysis Engineer

San Diego , California , United States



Posted: Dec 21, 2020

Role Number: 200213357

Do you love crafting elegant solutions to highly sophisticated challenges? Do you intrinsically see the importance in every detail? As a member of our dynamic Cellular group, you'll be at the heart of chip design! You'll ensure Apple products and services can seamlessly handle the tasks that make them beloved by millions. As an ASIC STA engineer, you will be responsible for all aspects of timing including, working with designers for timing changes, helping construct/modify flows, timing analysis and timing closure.

Key Qualifications

  • The position requires detailed knowledge of the ASIC design timing closure flow and methodology.
  • Hands-on experience in ASIC timing constraints generation and timing closure.
  • Expertise in STA tools (such as Primetime) and methodologies for timing closure with a good understanding of OCV, noise and cross-talk effects on timing.
  • Familiarity with all areas of timing closure of high-performance, mixed-signal SoCs in sophisticated process technology nodes (28nm and below).
  • Knowledge of timing corners/modes and process variations.
  • Knowledge of low-power techniques including clock gating, power gating and multi-voltage designs.
  • Proficient in scripting languages (Tcl and Perl).
  • Strong communication skills are a pre-requisite as the candidate will collaborate with a lot of different groups (e.g. digital design, verification, DFT, physical design, etc.).
  • Self-starter and highly motivated.
  • Familiarity with RTL, synthesis, logic equivalence, DFT, floor-planning, and backend related methodology and tools.


implementation)! Develop and maintain methodology and flows related to timing verification and closure. Generation of block and full chip timing constraints. Analyze timing reports and utilize scripting techniques to develop insights and drive rapid timing closure. Support digital chip integration work and flows.

Education & Experience

BSEE, MSEE or equivalent experience.


See job description


Apple requires you to fill in their on-line form which will open in a different window.

Enter your email address and click 'Apply':
  Prefer not to enter your email?