Spanish bilingual and Hispanic jobs since 1997. Diversity job fairs since 2006. employers     login   |   register - post a job
Hispanic Diversity Recruitment - best jobs for hispanic, latino & bilingual (spanish & portuguese) jobseekers
    Log me in!   |   Site Map   |   Help   
 RTL Design Engineer - Irvine, California, United States

Job information
Posted by: Apple 
Hiring entity type: Retail 
Work authorization: Not Specified for United States
Position type: Direct Hire, Full-Time 
Compensation: ******
Benefits: See below
Relocation: Not specified 
Position functions: Computers - Programming Languages
Computers - Platforms
Computers - Networks
Computers - Software Engineer
Travel: Unspecified 
Accept candidates: from anywhere 
Languages: English - Fluent
Minimum education: See below 
Minimum years experience: See below 
Resumes accepted in: English
Cover letter: No cover letter requested
Job code: 200291493 / Latpro-3827449 
Date posted: Sep-28-2021
State, Zip: California, 92602


RTL Design Engineer

Irvine , California , United States



Posted: Sep 27, 2021

Role Number: 200291493

At Apple, we work every single day to craft products that enrich people's lives. Do you love working on challenges that no one has solved yet? Do you like changing the game? We have an opportunity for a forward-thinking and uncommonly hardworking RTL Design Engineer. As a member of our dynamic group, you will have the rare and rewarding opportunity to craft upcoming products that will delight and encourage millions of Apple's customers every single day. You will join the DDR PHY design team. We provide best-in-class PHY designs for high-performance, low power applications. As a logic design engineer, you will be involved in all phases of the design, from concept study, architecture definition, design and verification, to silicon bring-up and characterization.

Key Qualifications

  • - You will have five or more years of experience in logic design with the following qualifications:
  • - RTL design using Verilog or SystemVerilog, assertion writing
  • - Design of state machines, data paths, arbitration and clock domain crossing logic
  • - Logic synthesis, timing constraints
  • - Exposure to Design For Test, understanding of scan concept and writing DFT friendly RTL
  • - Unified Power Format for simulation, synthesis and electrical rule checking Equivalence checking
  • - Prior experience in DDR PHY design and mixed-signal environment is a plus


In this role, you will be responsible for: Performing concept studies and provide direction in terms of performance, gate count and power for various digital designs. Writing detailed design specification and test plans in close collaboration with architecture, circuit designers and verification engineers. Providing high-quality RTL description, including assertions, for the design. Formal tools and static checkers will be used to guarantee RTL quality. Supporting design verification to insure bug-free first silicon. Driving functional and code coverage as well as timing closure for your designs. Supporting silicon bring-up, performance and power characterization.

Education & Experience

Bachelors or Masters Degree in Electrical Engineering or Computer Science


See job description


Apple requires you to fill in their on-line form which will open in a different window.

Enter your email address and click 'Apply':
  Prefer not to enter your email?